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Nitrided SrTiO3 as charge-trapping layer for nonvolatile memory
applications
X. D. Huang,1 P. T. Lai,1,a L. Liu,2 and J. P. Xu2,a
1Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam Road,
Hong Kong
2Department of Electronic Science and Technology, Huazhong University of Science and Technology,
Wuhan 430074, People’s Republic of China
Received 22 January 2011; accepted 30 May 2011; published online 17 June 2011
Charge-trapping characteristics of SrTiO3 with and without nitrogen incorporation were investigated
based on Al /Al2O3 /SrTiO3 /SiO2 /Si MONOS capacitors. A Ti-silicate interlayer at the
SrTiO3 /SiO2 interface was confirmed by x-ray photoelectron spectroscopy and transmission
electron microscopy. Compared with the MONOS capacitor with SrTiO3 as charge-trapping layer
CTL, the one with nitrided SrTiO3 showed a larger memory window 8.4 V at 10 V sweeping
voltage, higher P/E speeds 1.8 V at 1 ms +8 V and better retention properties charge loss of 38%
after 104 s, due to the nitrided SrTiO3 film exhibiting higher dielectric constant, higher deep-level
traps induced by nitrogen incorporation, and suppressed formation of Ti silicate between the CTL
and SiO2 by nitrogen passivation. © 2011 American Institute of Physics. doi:10.1063/1.3601473
Charge-trapping nonvolatile CTN memories with dis-
crete traps in dielectric for charge storage are regarded as a
promising candidate for next-generation nonvolatile memo-
ries, due to their lower power consumption, higher reliability,
and stronger scaling ability than their floating-gate counter-
parts. Si3N4 is the first dielectric used as the charge-trapping
layer CTL. Recently, extensive researches have been per-
formed to study high-k dielectrics instead of Si3N4 as CTL
for further scaling down of the memory dimensions and im-
proving its charge-trapping efficiency, e.g., Y2O3 k18,1
HfON k22,2 Pr2O3 k15,3 Nd2O3 k16,3 Er2O3
k13,3 ZrO2 k37,4 and Ta2O5 k22.5,6 Unfortu-
nately, few dielectrics proposed as CTL show a dielectric
constant beyond 30. Moreover, an unavoidable low-k
interlayer e.g., silicate formed between the high-k dielectric
and SiO2 may further reduce the k value. Among various
high-k dielectrics, SrTiO3 is well-known for its high dielec-
tric constant k140 and zero band-offset Ec with re-
spect to silicon, both of which are desirable as CTL for CTN
memories to improve the program/erase P/E speeds and
retention property.6–8 However, there have been few reports
focusing on SrTiO3 as CTL for nonvolatile memory applica-
tions. Furthermore, nitrogen incorporation also plays an im-
portant role in the characteristics of SrTiO3 because it may
induce more traps in the band gap through substitution of
oxygen by nitrogen.9,10 In addition, the nitrogen incorpora-
tion can improve thermal stability and suppress elemental
interdiffusion.6 Therefore, based on MONOS capacitors, this
work aims to study the charge-trapping characteristics of ni-
trided SrTiO3 by comparison with SrTiO3.
MONOS capacitors with Al /Al2O3 /SrTiO3 /SiO2 /Si
were fabricated on p-type silicon substrate. After a standard
RCA cleaning, 2 nm SiO2 was grown on the wafers by ther-
mal dry oxidation. Then, 3 nm SrTiO3 was deposited on the
SiO2 by reactive sputtering using a SrTiO3 target in a mixed
Ar /N2 4/1 or Ar /O2 4/1 ambient, and the corresponding
MONOS capacitors were denoted as NSTO-1 and STO-1,
respectively. Following that, 10 nm Al2O3 was deposited by
in situ sputtering using an Al2O3 target as the blocking layer.
Finally, Al was evaporated and patterned as gate electrode,
followed by forming-gas annealing at 300 °C for 20 min.
Al /SrTiO3 /SiO2 /Si MNOS capacitors with and without ni-
trogen incorporation were also fabricated with the same pro-
cess, denoted as NSTO-2 and STO-2, respectively. The
thickness of the dielectrics was determined by transmission
electron microscopy TEM. The film composition and
chemical bonding states were analyzed by x-ray photoelec-
tron spectroscopy XPS. The electrical characteristics were
measured by HP4284A LCR meter and HP4156A semicon-
ductor parameter analyzer.
The atomic content of nitrogen in the NSTO-2 sample is
determined to be 8.0% from the XPS analysis shown in the
inset of Fig. 1a. Figure 1a shows the Ti 2p spectrum and
the curve-fitting lines of the NSTO-2 and STO-2 samples.
Both of the two samples possess similar spectrum. For the
STO-2 sample, The Ti 2p spectrum shows two strong peaks
located at 465.3 eV Ti 2p1/2 and 459.5 eV Ti 2p3/2, re-
aElectronic addresses: laip@eee.hku.hk and jpxu@mail.hust.edu.cn.
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FIG. 1. Color online XPS spectra of the NSTO-2 and STO-2 samples: a
Ti 2p and b Si 2p. The inset of a shows the N 1s spectrum of the
NSTO-2 sample.
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spectively. These two peaks are in accordance with the Ti
component in SrTiO3 465.4 eV for Ti 2p1/2, 459.5 eV for
Ti 2p3/2.
10 Furthermore, two extra peaks are also observed
at 464 eV Ti 2p1/2 and 459 eV Ti 2p3/2, which agree
with the values for Ti silicate 464 eV for Ti 2p1/2, 458.8 eV
for Ti 2p3/2.
11 The presence of Ti silicate can further be
confirmed by the Si 2p spectrum shown in Fig. 1b, where
the Si 2p spectrum in the STO-2 sample exhibits two peaks,
corresponding to Ti silicate 102.3 eV and SiO2 103.6 eV,
respectively.11,12 Compared with the STO-2 sample, the Ti
spectrum of the NSTO-2 sample displays a chemical shift of
0.2 eV to higher binding energy due to nitrogen incorpora-
tion. It is noted that the area ratio of Si component corre-
sponding to SiO2 and silicate is 8 for the NSTO-2 sample,
which is larger than the value 5 for the STO-2 one, indi-
cating the formation of thinner Ti silicate in the NSTO-2
sample. Figure 2 shows the cross-sectional TEM image
for the NSTO-2 and STO-2 samples. Compared with the
NSTO-2 sample, an obvious interlayer is observed in the
STO-2 sample. Including the quantum mechanical effect,
the equivalent oxide thickness is calculated to be 3.34 and
3.45 nm for the NSTO-2 and STO-2 samples. The dielectric
constant of SrTiO3 with and without nitrogen incorporation
is evaluated to be 36.7 and 30.3, respectively. Both of the k
values are far below the reported value of SrTiO3 k140,
mainly due to the formation of low-k Ti silicate between
CTL and SiO2.12 The nitrided SrTiO3 film shows higher di-
electric constant than the SrTiO3 film due to its thinner in-
terlayer resulting from the nitrogen passivation.
Figure 3 exhibits the 1 MHz C-V hysteresis characteris-
tics of the NSTO-1 and STO-1 samples under various sweep-
ing voltages. As the sweeping voltage increases from 6 to
10 V, the memory window increases from 4.6 V/3.6 V to
8.4 V/6.0 V for the NSTO-1 and STO-1 samples, respec-
tively. Compared with the STO-1 sample, the NSTO-1 one
shows a larger memory window, which is attributed to its
higher dielectric constant and higher trap density resulted
from nitrogen incorporation.
Figure 4 shows the P/E transient characteristics of the
NSTO-1 and STO-1 samples at various voltages. For the
STO-1 sample, it shows a VFB shift of 0.91 V and 1.60 V at
+8 V for 1 ms and 1 s, respectively. For comparison, a
larger VFB shift of 1.82 and 3.04 V can be obtained for the
NSTO-1 sample under the same operating conditions. More-
over, the NSTO-1 sample still shows a VFB shift of 1.48 V
even at a small gate voltage of +6 V for 1 ms, further sup-
porting its higher P/E speeds, due to its high trap density
induced by nitrogen incorporation as well as high dielectric
constant. The NSTO-1 sample with a thinner interlayer
shows higher trap density than the STO-1 one, indicating the
traps are mainly distributed in the charge-trapping film rather
than the interlayer.
Figure 5a shows the endurance characteristics of the
MONOS capacitors with 8 V 1 ms pulse stress. For the
NSTO-1 and STO-1 samples, the memory window after 105
cycles is 2.13 V and 1.20 V, compared with the initial value
of 2.07 V and 1.12 V, respectively, thus only a slight narrow-
ing of memory window after stress for both samples. How-
ever, both P/E VFB levels decrease with cycling, which is
especially severe for the STO-1 sample. This suggests elec-
tron detrapping and/or hole trapping induced by repetitive
P/E stress. The P/E transient characteristics of the STO
sample before and after 104-cycle P/E stress are also shown
in Fig. 5b. The erase characteristics with and without stress
coincide well, indicating no extra hole trapping during en-
durance test. In contrast, the VFB shift after stress is much
smaller than that without stress under the program state,
demonstrating electron detrapping due to stress-induced de-
fects, which should be responsible for the degradation of the
VFB shift shown in Fig. 5a. Furthermore, the I-V character-
istics before and after a 105-cycle P/E stress are studied. The
STO-1 sample shows larger leakage 6.2 nA /cm2 and
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FIG. 3. Color online C-V hysteresis curve of the MONOS capacitors
under various sweeping voltages: a without and b with nitrogen
incorporation.
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FIG. 2. TEM cross-sectional image of a the NSTO-2 sample and b the
STO-2 sample.
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9.6 nA /cm2 at Vg=1.5 V before and after stress, respec-
tively than the NSTO-1 one 6.0 nA /cm2 and 6.4 nA /cm2
correspondingly. Larger increase in current for the STO-1
sample indicates more stress-induced defects, which result in
more severe degradation of the VFB shift in Fig. 5a. In
addition, a slight over-erase phenomenon can also be ob-
served in Fig. 5b, which can be explained by some holelike
traps existing in the CTL.
Figure 6a shows the retention characteristics tested at
room temperature with an initial 1 s +8 V program state.
The memory window after 104 s remains 62% and 49% for
the NSTO-1 and STO-1 samples, respectively. The retained
charge after 10 years is evaluated to be 27% for the NSTO-1
sample while that of the STO-1 sample is fully closed after
2107 s 0.6 year. The charge loss through the tunneling
layer and blocking layer is responsible for the degradation of
the memory window during retention period. The formation
of the interlayer consumes SiO2. Furthermore, the Ti-rich
silicate shows much smaller barrier height Eg3.5 eV
than SiO2 Eg9.0 eV, which can enhance charge loss dur-
ing the retention period.6,13 The charge-loss mechanism due
to the interlayer can further be illustrated by the band dia-
gram shown in Fig. 6b. The electron-tunneling path from
SrTiO3 to Si is reduced due to the Ti silicate, thus leading to
severer charge loss. Consequently, a thinner Ti silicate be-
tween the CTL and SiO2 in the NSTO-1 sample contributes
to the better retention property as mentioned above. More-
over, the deep traps induced by nitrogen incorporation should
be also desirable for the better retention property.2
In summary, the charge-trapping characteristics of
SrTiO3 with and without nitrogen incorporation are investi-
gated based on MONOS capacitors. The MONOS capacitor
with nitrided SrTiO3 as CTL shows larger memory window,
higher P/E speeds and better retention properties than the
sample with SrTiO3 as CTL because the nitrided SrTiO3 film
exhibits high dielectric constant, large quantity of traps in-
duced by nitrogen incorporation, and suppressed interlayer
by nitrogen passivation. Therefore, the nitrided SrTiO3 film
is demonstrated to be a promising CTL for high-density non-
volatile memory applications.
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